Verilog: use time delay in for loop -


i creating multiple calls module module using generate in loop. need make calls module after few delay rather instantly. unable add using #<time delay>. throwing compilation error like:

error: c:\altera\13.0\test.v(53): near "#": syntax error, unexpected '#'

could please me out? below code snippet:

generate   genvar i;    (i=0; i<12; i=i+1) begin      #10 custom i_custom(clock, reset, in , out);   end endgenerate 


Comments

Popular posts from this blog

curl - PHP fsockopen help required -

HTTP/1.0 407 Proxy Authentication Required PHP -

c# - Resource not found error -